Annex J (informative)

Interrupt Control Considerations

1

2

J.1 Introduction

In the area of realtime systems there often exist devices with very simple interfaces, that can or should be operated without a full-fledged driver within the operating system: what is needed is the ability to access the control and status registers of the interface, and the ability to capture the interrupts that are generated and have the application program handle them.

The functions defined in this section allow a process or thread to capture an inter-8 rupt, to block awaiting the arrival of an interrupt, and to protect critical sections 9 of code which are contended for by a user-written interrupt service routine. Cap-10 turing an interrupt involves registering a user-written interrupt service routine 11 (ISR). The introduction of user-written ISRs does not make application programs 12 completely portable, but at least establishes a reference model that allows pro-13 grams to be rehosted without completely subverting their logic, and confines 14 non-portable code to specified modules. 15

A single threaded process, or a process in an implementation which does not support threads, is considered to consist of a single thread of control; in this case, the term *thread* in the description of the interfaces in this section shall refer to this single thread of control.

20 J.2 Definitions

 \Rightarrow **2.2.2 General Terms** Add the following definitions, in the right sorted order:

22 **J.2.0.1 interrupt**:

(1) The suspension of a process to handle an event external to the process. Syn:
 interruption. See also: interrupt latency; interrupt mask; interrupt
 priority; interrupt service routine. (2) To cause the suspension of a process.
 (3) Loosely, a hardware interrupt request.

J.2.0.2 interruption:

28 See: interrupt.

29 **J.2.0.3 interrupt latency:**

The delay between a computer system's receipt of a hardware interrupt request and its handling of the request. *See also:* **interrupt priority**.

32 J.2.0.4 interrupt mask:

A mask used to enable or disable interrupts by retaining or suppressing bits that represent interrupt requests.

35 J.2.0.5 interrupt priority:

The importance assigned to a given interrupt request. This importance determines whether the request will cause suspension of the current instructions and, if there are several outstanding interrupt requests, which will be handled first.

39 J.2.0.6 interrupt request:

An external or other hardware input that requests the execution of the current instruction flow be suspended to permit execution of an ISR.

42 **J.2.0.7 interrupt service routine:**

A routine that responds to interrupt requests by storing the contents of critical registers, performing the processing required by the interrupt request, and then, if no higher priority process is eligible to run, restoring the register contents and restarting the interrupted process.

47 **J.2.0.8 ISR:**

48 Abbreviation for interrupt service routine.

49 J.3 Concepts

The following opaque data type is defined by the implementation in the header <intr.h>.

52 intr_t

53Identifies the source of a hardware interrupt in an implementation-defined54manner. The implementation shall also supply some means of obtaining55legal values of type intr_t, that represent supported interrupt sources a pro-56cess may connect to.

Copyright © 1998 IEEE. All rights reserved.

This is an unapproved IEEE Standards Draft, subject to change.

57	The header <intr.h> shall define the following symbols:</intr.h>
58 59	POSIX_INTR_PRI_LOWEST The lowest available interrupt priority.
60 61	POSIX_INTR_PRI_LOW A low available interrupt priority.
62 63	POSIX_INTR_PRI_MED_LOW A medium low available interrupt priority.
64 65	POSIX_INTR_PRI_MEDIUM A medium available interrupt priority.
66 67	POSIX_INTR_PRI_MED_HIGH A medium high available interrupt priority.
68 69	POSIX_INTR_PRI_HIGH A high available interrupt priority.
70 71	POSIX_INTR_PRI_HIGHEST The highest available interrupt priority.

72 J.4 Interrupt Control Functions

73 J.4.1 Associate a User-Written ISR with an Interrupt

Functions: posix_intr_associate(), posix_intr_disassociate(), posix_intr_lock(),
 posix_intr_unlock().

76 J.4.1.1 Synopsis

77 #include <intr.h>

78 int posix_intr_associate (intr_t intr, 79 int (*intr_handler)(void *area), 80 volatile void *area, size_t areasize); 81 int posix_intr_disassociate (intr_t intr, 82 int (*intr_handler)(void *area));

83 int posix_intr_lock (intr_t intr);

84 int posix_intr_unlock (intr_t intr);

85 J.4.1.2 Description

86 If the Interrupt Control option is supported:

В

В

В

в

If the number of ISRs currently connected to *intr* is less than {_POSIX_-87 INTR_CONNECT_MAX} then the *posix_intr_associate()* function shall associ-88 ate the given user-written ISR *intr_handler* with a given interrupt *intr*. The 89 interrupt service routine shall conform to the following function prototype: 90 int int_handler (void *area); 91 After executing the *posix intr associate()* function, the issuing thread shall 92 93 become connected to the given interrupt. The system shall call *intr* handlers in the reverse order that the ISRs were registered until one of 94 95 the *intr handlers* returns a code signifying that the interrupt has been handled. The most recently registered ISR is thus called first. 96 Although an ISR is initially located in a process' address space, it executes 97 98 in an implementation-defined context, subject to a number of implementation-defined restrictions. It is unspecified what restrictions 99 may be imposed by an implementation. 100 The execution context of an ISR may have an address space different from 101 the normal process' space, so any data areas accessed by the ISR must be 102 clearly identified as such. The argument area identifies a communication 103 region, whose size is *areasize*, where the ISR and the thread shall be able to 104 exchange data; when the ISR is called, it shall receive the address of the 105 communication region as its first argument. Implementations may have 106 additional arguments of implementation-defined types. 107 108 The return code which is returned by the ISR determines whether the interrupt has been handled by this ISR, and whether the thread that registered 109 the ISR should be notified of the successful handling of this interrupt. 110 An interrupt handler wakes up a thread by posting one of the *notify* return 111 codes. which thread waiting in causes а а corresponding 112 113 *posix_intr_timedwait*() to unblock. No other ISR-to-thread notification mechanism is specified. 114 Notification is described in clause C.3.2. Possible return codes (defined in 115 <intr.h>) include: 116 POSIX INTR HANDLED NOTIFY 117 The ISR handled this interrupt, and the thread that registered the 118 ISR should be notified that the interrupt occurred. 119 POSIX_INTR_HANDLED_DO_NOT_NOTIFY 120 The ISR handled this interrupt, but the thread that registered the 121 ISR should not be notified that the interrupt occurred. 122 POSIX INTR NOT HANDLED 123 The ISR did not handle this interrupt; if there are other ISRs con-124 nected to this interrupt, then the next ISR should be called. 125 The *posix_intr_disassociate()* function shall cancel any existing association 126 between the interrupt *intr* and the ISR *interrupt handler*. 127 If a thread calls *posix_intr_disassociate()* and the thread does not have the 128 specified ISR registered for the specified interrupt, the 129

Copyright © 1998 IEEE. All rights reserved.

This is an unapproved IEEE Standards Draft, subject to change.

posix intr disassociate() function shall fail.

If a thread has connected one or more user-written ISRs to a given inter-131 rupt *intr*, then that thread calling the *posix_intr_lock(*) function shall 132 prevent the system from calling those ISRs or notifying the connected 133 thread until delivery is re-enabled by means of the *posix intr unlock()* func-134 tion, thus allowing the thread to perform operations in an atomic way with 135 respect to the ISR; if an ISR is executing when the thread that connected 136 that ISR to an interrupt calls *posix_intr_lock(*), then the *posix_intr_lock(*) 137 function shall not return until that ISR has completed; the methods used by 138 an implementation to obtain these results are implementation-defined. To 139 allow implementation using a hardware disable-interrupts instruction, 140 *posix intr lock()* 141 need not be а cancellation point. It is implementation-defined whether locking an ISR causes other ISRs to be 142 locked. It is implementation-defined whether interrupts that arrive while 143 interrupt queued an is locked are or discarded. It is 144 implementation-defined whether registration under lock is supported. 145

- 146 It is implementation-defined whether these functions require an appropri-147 ate privilege from the calling thread.
- 148 It is implementation-defined whether ISRs remain registered after the 149 registering thread terminates. It is implementation-defined which POSIX 150 operations, if any, may be executed from an interrupt handler.
- 151 Otherwise:

130

Either the implementation shall support the *posix_intr_associate()*, *posix_intr_disassociate()*, *posix_intr_lock()*, and *posix_intr_unlock()* functions as described above, or these functions shall not be provided.

155 **J.4.1.3 Returns**

Upon successful completion, *posix_intr_associate()*, *posix_intr_disassociate()*,
 posix_intr_lock(), and *posix_intr_unlock()* shall return zero. Otherwise an error
 code shall be returned.

159 **J.4.1.4 Errors**

If any of the following conditions occur, the *posix_intr_associate()*,
 posix_intr_disassociate(), *posix_intr_lock()*, and *posix_intr_unlock()* function shall
 return the corresponding non-zero error code:

 [EINVAL] The *intr* argument does not identify a supported interrupt that can be connected to a user-specified ISR.
 [EPERM] The calling thread does not have an appropriate privilege to call this function and the implementation requires such a privilege.

168 If the following condition occurs, it is implementation-defined whether the 169 *posix_intr_associate()* function shall return the corresponding non-zero error code:

Copyright © 1998 IEEE. All rights reserved.

This is an unapproved IEEE Standards Draft, subject to change.

в

B B 170 [EAGAIN] The interrupt identified by the *intr* argument currently has the 171 implementation-defined maximum number of ISRs connected.

172 If the following condition occurs, the *posix_intr_disassociate()*, *posix_intr_lock()*, 173 and *posix_intr_unlock()* functions shall shall return the corresponding non-zero 174 error code:

175 [ENOISR] The thread has not registered an ISR for the given interrupt.

176 If the following condition is detected, the *posix_intr_associate()* function shall 177 return the corresponding non-zero error code:

178[EINVAL]The arguments area and/or areasize and/or intr_priority are179invalid for the implementation.

180 J.4.1.5 Cross-References

181 J.4.2 Await Interrupt Notification

- 182 Function: *posix_intr_timedwait()*.
- 183 J.4.2.1 Synopsis
- 184 #include <intr.h>
- 185 int posix_intr_timedwait (int flags, const struct timespec *timeout);

186 **J.4.2.2 Description**

187 If the Interrupt Control option is supported:

The *posix_intr_timedwait()* function causes the calling thread to block until 188 notified that an interrupt has occurred. If an interrupt notification was 189 delivered the calling the call to thread prior to to the 190 *posix_intr_timedwait()* function, and this notification has not previously 191 caused a call to the *posix_intr_timedwait()* function to be unblocked, then 192 the calling thread is not blocked and instead the *posix_intr_timedwait()* 193 function returns immediately. 194

- 195The input argument *flags* contains only implementation-defined input196values.
- 197 If the value of the *timeout* input argument is non-null, the wait for an inter-198 rupt to occur shall be terminated when the specified timeout period expires.
- 199 If the *timeout* input argument is null, the wait is terminated only by the 200 interrupt.

The timeout expires after the interval specified by *timeout* has elapsed since the wait began. If the Timers option is supported, the timeout is based on the CLOCK_REALTIME clock; if the Timers option is not supported, the timeout is based on the system clock as returned by the POSIX.1 function *time()*. The resolution of the timeout is determined by the resolution of the

Copyright © 1998 IEEE. All rights reserved.

This is an unapproved IEEE Standards Draft, subject to change.

В

В

в

В

в

clock that it uses.

207Under no circumstance will the function fail with a timeout if the interrupt208notification occurred prior to the *posix_intr_timedwait()* call. The validity209of the *timeout* argument need not be checked if the interrupt notification210occurred prior to the *posix_intr_timedwait()* call. Invocation of211*posix_intr_timedwait()* shall implicitly release an *posix_intr_lock()*.

- This function shall fail if no ISR is currently registered by the calling thread.
- 214 Otherwise:
- Either the implementation shall support the *posix_intr_timedwait(*) function as described above or this function shall not be provided.
- 217 J.4.2.3 Returns

²¹⁸ Upon successful completion, *posix_intr_timedwait()* shall return zero. Otherwise ²¹⁹ an error code shall be returned.

220 J.4.2.4 Errors

228

229

230

If any of the following conditions occur, the *posix_intr_timedwait()* function shall return the corresponding non-zero error code.

- 223[EINVAL]The thread would have blocked, but the timeout argument224specified a nanoseconds value less than zero or greater than or225equal to 1000 million.
- 226 [EINTR] A signal interrupted this function.
- 227 [ENOISR] The thread has not registered an ISR for the given interrupt.
 - [ETIMEDOUT] The interrupt notification was not received before the specified
 - timeout expired.
- 231 J.4.2.5 Cross-References

J.5 Rationale for Interrupt Control

233 J.5.1 The Interrupt Model

234 J.5.1.1 Background

The purpose of this interface is to allow connection of non-standard interrupt-generating hardware in a standard way.

Such hardware, when enabled, may generate a continuous stream of interrupts, not following the request-response model typical of common I/O devices such as

Copyright © 1998 IEEE. All rights reserved.

This is an unapproved IEEE Standards Draft, subject to change.

disks and tapes. A typical example would be a radar antenna generating a stream
of azimuth-change and north-crossing interrupts as the antenna rotates. Another
example would be the stream of angle resolver pulses from the joints of a robot.

Many hardware architectures have fewer interrupts than peripheral devices, requiring interrupts to be shared. In such cases, more than one ISR is invoked by a given interrupt, and the identity of the device or devices generating an interrupt must be established by polling the devices connected to that interrupt.

Some kinds of non-standard hardware generates multiple and related streams of
interrupts which should all be handled by a single thread. Again, a radar
antenna, with its two interrupt streams, provides a classic example.

249 **J.5.1.2 The Model**

To each suitable interrupt one may attach zero or more interrupt service routines (ISRs). When the interrupt is activated, these ISRs are executed in reverse order of registration; that is, last registered, first executed.

Each ISR must first poll its device to determine if that device is asserting the 253 interrupt. If not, the ISR returns immediately with a return value signifying that 254 the interrupt was not handled. If the ISR's device is asserting the interrupt, the 255 ISR does whatever is needed (a matter of local design), and returns with a return 256 value signifying that the interrupt has been handled, and further that the regis-257 258 tering thread should or should not be notified (awakened). The decision to notify or not is made by the user-written ISR code, but notification is performed by the 259 vendor supplied code which invokes these ISRs. 260

Note that there are no direct error returns from these ISRs to the invoking kernel;
device error handling is performed within the ISRs and reported as needed in the
communications area.

The first ISR to handle an interrupt consumes it, preventing execution of ISRs in the remainder of the list. If there are two devices simultaneously asserting the interrupt, the second device will continue to assert the interrupt, forcing retraversal of the ISR chain, from the top.

If no ISR in an interrupt chain claims an interrupt, the behavior is unspecified.Typically, unclaimed interrupts are simply ignored.

Multiprocessors are implicitly handled, depending on the underlying hardware. In many systems, one associates each device with a processor that will handle its interrupts. In other systems, such as recent ones from Sun Microsystems, the ISR (a kernel thread) runs on any available processor.

Interrupt handling has no effect on scheduling queues, except that an interrupt can result in the unblocking of a process whose priority exceeds that of any that were executing when that interrupt arrived.

277 J.5.1.3 Registration

ISRs become connected to interrupts by registration, and disconnected by
de-registration. A thread registering an ISR provides four pieces of information:
the address of the ISR code, the address and size of the communication region of
memory (used for data shared by ISR and the registering thread), the interrupt ID,
and (implicitly) the thread ID of the registering thread.

A thread may have multiple ISRs registered, and each ISR may generate notification requests. The thread waits for any and all such notifications in one place, using the *posix_intr_timedwait()* function. In such cases, the ISRs must place whatever information is needed for the application to tell one device from another in their respective communication regions. It is necessary to have precisely one wait-point to prevent deadlocks due to interrupts arriving in an unexpected order.

To implement smooth and leakproof transfer of interrupt traffic from one ISR to another, it is sufficient to register the new ISR before deregistering the old ISR. For the short period of time that there are two ISRs for one device, the most recently registered ISR will consume all the traffic, allowing the old ISR to be deregistered at leisure.

The communication region is an area of memory that is visible both to the ISR during an interrupt and to the registering thread at all (other) times. It is the user's responsibility to allocate a suitable region, perhaps by the use of the Typed Memory facilities provided by the implementation. Shared access to the communications region by both thread and ISR is mediated using *posix_intr_lock*() and *posix_intr_unlock*().

301 J.5.2 Portability

Although interrupt handling isn't entirely portable, there is still profit in standardizing the interrupt control interface. First is the implicit standardization of core functionality. Second is programmer portability. Third is that interrupt handling code can follow the hardware device for which it was written. All of this is supported by a great deal of embedded and/or realtime (often non-UNIX) system practice. The resulting modularization and isolation of non-portable code also aids portability.

The model which repeatedly emerges from existing practice involves two facilities. 309 First, the application should be able to arrange for an interrupt to notify a process 310 or thread when the interrupt occurs. Second, the application should also be able 311 to provide an interrupt handler or interrupt service routine (ISR) to immediately 312 service each interrupt occurrence without a time-consuming process context 313 switch. Users of this model may require one or the other or both of these facili-314 ties. Clause C.4.9 shows an example using the interfaces in this section to imple-315 316 ment an application which conforms to this model.

В

317 J.5.3 Existing Practice

Most operating systems designed specifically to support realtime applications provide similar services for application interrupt handling and control. Ada language runtime environments which support interrupt handling also provide similar services. The fact that UNIX systems have not typically provided such services is indicative of the non-realtime heritage of UNIX. See also **Portability** above.

323 J.5.3.1 Interrupt Specification

324 There is no portable way to specify an interrupt. Therefore, these interfaces must rely on an opaque type, intr_t, to identify a specific interrupt. Each implementa-325 tion which supports the Interrupt Control option must provide a mechanism for 326 obtaining objects of this type which identify all user accessible interrupts sup-327 ported by the implementation. Such mechanisms may include constant objects of 328 type intr t, and functions, macros, typecasts which involve implementation specific 329 interrupt identification procedures, returning objects of type intr_t. Once such an 330 object has been associated with an interrupt of interest, this interrupt may be 331 accessed via the portable interfaces in this section. The implementation-specific 332 333 mechanisms cannot and will not be standardized herein.

334 J.5.4 Interrupt Latency

Connecting an interrupt to a POSIX realtime signal, while performing the neces-335 sary function of initiating application processing, often cannot alone guarantee 336 adequate and timely response to rapid and/or time critical interrupts. There are 337 two reasons for this. First, the sequence of execution of POSIX processes and/or 338 threads is a function of the CPU scheduling policy, not the relative urgency of vari-339 ous interrupts; it is possible to work within the constraints of the scheduling pol-340 but interrupt response and handling time is still likely to be 341 icv. non-deterministic. Second, even if the notified process becomes the running pro-342 cess immediately upon interrupt occurrence, the overhead necessary for process 343 context switching is unlikely to support interrupt latency requirements in the ten 344 to hundred microseconds range, or for interrupts occurring at a rapid rate. Also, 345 many interrupting devices require execution of special code to respond to and 346 deassert each and every interrupt. 347

The purpose of *posix intr associate()*, therefore, is to provide a path to first level 348 interrupt servicing code whose latency is a function only of other interrupts occur-349 ring at or near the same time. Such code is intended to deal with the high speed 350 portion of the interrupt handling. It should perform only functions which cannot 351 be postponed until they are handled by a normally scheduled process; it typically 352 executes with at least the interrupt of interest locked out, and therefore need not 353 be reentrant. To achieve this low latency, it is expected that an implementation 354 355 will bind ISR code as closely as possible to the hardware interrupt mechanism. The issues of response time (timeliness) and mutual exclusion (ISR. 356 non-reentrant) are independent. 357

в

358 J.5.5 Relationship To Realtime Profiles

Handling of interrupts by user written code is typical in applications conforming to the two smaller realtime profiles from IEEE 1003.13, the *Minimal* and *Control* profiles. Systems which require these profiles typically utilize neither virtual memory nor an architecture supporting separate user and kernel modes. In such systems, interrupt servicing via the ISR model is easily implemented as simple procedure call in the context of the single executing process.

For the two more complex realtime profiles in IEEE 1003.13, the *Dedicated* and *Multi-Purpose* profiles, process and kernel separation is of concern to most implementations, and the ISR model becomes somewhat more difficult to implement. Although, systems requiring these profiles are far more likely to utilize full scale device drivers integrated or loaded into the kernel in an implementation specified manner, some may require the interfaces of this section, especially *posix_intr_associate()*.

372 J.5.6 Limitations Imposed on ISR Code

373 An ISR needs to be able to execute without incurring unpredictable delays; it must complete in a timely manner. For this reason an ISR is normally restricted to ker-374 nel level calls since the boundary of kernel level calls' behavior is strongest. Invo-375 cation of an ISR has the implicit effect of a call to *posix_intr_lock()* to block further 376 invocations of that same ISR. Consequently, ISRs need not be reentrant. There is, 377 therefore, no free choice on the interfaces that can be used and caution needs to be 378 exercised in selecting interfaces. Invocation of POSIX interfaces within an ISR 379 cannot be considered consistent with the timeliness requirement of an ISR. 380

The notion of the "current process" is erroneous within an ISR since it may execute in the context of the kernel or of an arbitrary process. Since most POSIX interfaces may query or alter the state of the "current process", their use within ISR code is not only untimely, but erroneous.

It is expected that anyone wanting to write a user-written ISR is familiar with how
to write I/O drivers for their particular system. Mistakes in an ISR can and will
crash the system. Caution is advised.

388 J.5.7 Handler Specification

The working group is undecided on how an interrupt handler (not executing in 389 process context) may be specified to the *posix_intr_associate()* function. Since the 390 handler code may need to ultimately run in a kernel address mapping different 391 from that of the process doing the registration, specifying the virtual address of 392 non-relocatable code would appear problematic. The extent of the handler (i.e. 393 what functions it can call or data it can access) is also unclear in the virtual 394 memory case. Finally, at least one example of existing practice requires that a 395 handler be dynamically loaded into the kernel from a file; in this case, a pathname 396 would be required as the handler specification. 397

в

в

The working group opposes converting the handler specification argument of 398 *posix_intr_associate()* to an opaque type. It has been suggested that a pathname 399 be used for this argument, and this pathname could identify a memory resident 400 code segment on systems such as those conforming to the minimal realtime profile 401 (like the pathname interpretation for *exec*() or *posix_spawn*() on such systems). 402 Unless the working group can agree on a workable method of handler 403 specification, the original method; specifying a pointer to a function, will be 404 retained. 405

406 J.5.8 posix_intr_timedwait() versus Sigwait()

Why doesn't *posix_intr_timedwait()* precisely follow the existing *sigwait()* model? 407 This was discussed in the working group, which for simplicity decided not to 408 attempt to map hardware interrupts onto signals, as the underlying models are 409 only in general similar, differing greatly in the details. The great mass of existing 410 code renders the signals model and *sigwait()* API essentially immutable, so it was 411 decided to make *posix_intr_timedwait()* independent of *sigwait()*, and as simple as 412 possible, to reduce the burden on implementors, and for performance and predic-413 tability. 414

415 J.5.9 Interrupt Specification

416 Several examples may serve to clarify the use of intr_t:

Figure J-1 – intr_t Examples 417 418 An implementation supplied constant: 419 posix_intr_associate (IVEC_240, &handler, &data, sizeof(data)); 420 Asking a device how it will interrupt: 421 posix devctl (fd, GET_INTERRUPT_ID, &interrupt, sizeof(intr_t), NULL); 422 423 posix_intr_associate (interrupt, &handler, &data, sizeof(data)); 424 Simple cast of known interrupt vector: posix_intr_associate ((intr_t)240, &handler, &data, sizeof(data)); 425 426

427 J.5.10 Application Example

430

The following C-Language program fragment demonstrates usage of the interfaces in this section:

Figure J-2 – An Interrupt Control Application Fragment

```
431
     /* Collect digitized data to a file - The A to D converter runs */
     /* at 30khz sampling rate, has a 256-sample circular buffer, */
432
433
     /* and interrupts after each 128 samples.
                                                                         */
     queue my_queue; /* statically allocated */
434
     main()
435
436
              int my_handler(queue *my_queue);
437
              posix_intr_associate(INTR_240, &my_handler, &my_queue, sizeof(my_queue)
438
439
              start_A_to_D();
              while (TRUE)
440
441
                       int localbuffer[128];
442
                       if (posix_intr_timedwait(0, A_to_D_timeout()) == 0)
443
444
                                posix_intr_lock(INTR_240);
445
                                while (dequeue(&my_queue, localbuffer))
446
447
                                         ł
                                         posix intr unlock(INTR_240);
448
                                         fwrite(localbuffer, 1, sizeof(localbuffer),
449
450
                                                 stdout);
                                         posix_intr_lock(INTR_240);
451
452
                                         ł
                                posix_intr_unlock(INTR_240);
453
454
455
                       else
456
                                /*handle errors, including timeout*/
457
                       }
              }
458
     int my_handler(queue *my_queue)
459
460
              {
              int localbuffer[128];
461
              read_A_to_D(localbuffer);
462
              enqueue(my_queue, localbuffer);
463
              return POSIX_INTR_HANDLED_NOTIFY;
464
465
              }
466
```

 $Copyright @ 1998 \ IEEE. \ All \ rights \ reserved. \\ This is an unapproved \ IEEE \ Standards \ Draft, \ subject \ to \ change. \\$